



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/821,836

04/12/2004

Sandeep Pant

20-336

1754

7590 01/04/2007  
MANELLI DENISON & SELTER PLLC  
2000 M Street, N.W.  
7th Floor  
Washington, DC 20036-3307

EXAMINER

WILLOUGHBY, TERRENCE RONIQUE

ART UNIT

PAPER NUMBER

2836

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
--	-----------	---------------

3 MONTHS

01/04/2007

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

## Office Action Summary

Application No.

10/821,836

Applicant(s)

PANT ET AL.

Examiner

Terrence R. Willoughby

Art Unit

2836

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☐ Responsive to communication(s) filed on 27 November 2006.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-35 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-35 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

## DETAILED ACTION

### *Specification*

1. The disclosure is objected under 37-CFR 1.71 (a), which requires the specification must include a written description of the invention or discovery and of the manner and process of making and using the same, and is required to be in such full, clear, concise, and exact terms as to enable any person skilled in the art or science to which the invention or discovery appertains, or with which it is most nearly connected, to make use the same.

Nowhere in the specification as originally disclosed described the limitation in claims 3,13,18 and 22 "wherein said low resistance path is adapted to be switched ON for longer than 1000 microseconds. According to the specification (i.e. page 3, ll. 1-5 and ll. 17-22 and ll. 30-31) instead of mentioning the microsecond value, preferably 1000 microseconds, the applicant discloses that typically ESD shunt circuits are activated to last for approximately 2-3 microseconds, which are very short termed, whereas electrical over stress in comparison can be a much longer term event.

Furthermore, in claim 4, nowhere in the specification as originally disclosed described the limitation "wherein said low resistance path is adapted to be switched ON **for longer than** (i.e. emphasis added) 4000 microseconds. According to the specification (i.e. page 7, ll. 6-15) instead of mentioning the microsecond value, preferably 4,000 microseconds, the applicant however discloses the EOS diode D100,

etc. must be suitable sized to handle significant current as may be present during an EOS event, e.g. **up to** (i.e. emphases added) 4,000 microseconds.

***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-7,9-12,13-17,19-24 and 31-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miller et al. (US 5,946,177) and in view of Li (US 6,639,771).

4. Regarding claims 1,9,15,19 and 23 Miller et al. in (Fig. 7) discloses an integrated circuit including an electrical over stress shunt (col. 1, ll. 5-13) comprising:

a voltage threshold detector (325) to detect an electrical over stress event wherein a potential is measured between a higher potential power rail (305) and a lower potential ground rail (310) in excess of a predetermined voltage (col. 9, ll. 43-47); and a switchable low resistance path (345) between said power rail (305) and said ground rail (310), said low resistance path being adapted to be switched ON for a duration of said electrical over stress event (col. 10, ll. 36-54).

Miller et al. does not explicitly disclose said electrical over stress event occurring during a difference in an order in which connections are made between contacts of a powered device and contacts of an unpowered device as they are connected or disconnected.

Li discloses an Internet ESD-shunt diode protected by delayed external mosfet switch (abstract) wherein the electrical over stress event occurs during a difference in an order in which connections are made between contacts of a powered device and contacts of an unpowered device as they are connected or disconnected (col. 1, ll. 18-20 and col. 2, ll. 12-65).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the integrated circuit of Miller et al. with the power connections teachings of Li to provide additional protection against such electrical over stress pulses seen in hot-swapping telecom/datacom applications.

5. Regarding claims 2,12,17 and 21, Miller et al. in view of Li discloses the integrated circuit including an electrical over stress shunt according to claim 1, wherein:

said low resistance path (Miller et al., Fig. 7, 345) is adapted to be switched ON for significantly longer than 2 microseconds (Miller et al., abstract, 8-16 and col. 9, ll.1-11 and col. 10,ll. 36-54).

6. Regarding claims 3,13,18,22 and 24 Miller et al. in view of Li discloses the integrated circuit including an electrical over stress shunt according to claims 1,9,15,19, and 23, wherein:

said low resistance path (Miller et al., Fig. 7, 345) is adapted to be switched ON for significantly longer than 1000 microseconds (Miller et al., abstract, 8-16 and col. 9, ll.1-11 and col. 10,ll. 36-54).

7. Regarding claim 4, Miller et al. in view of Li discloses the integrated circuit including an electrical over stress shunt according to claim 1, wherein:

said low resistance path (Miller et al., Fig. 7, 345) is adapted to be switched ON for significantly longer than 4000 microseconds (Miller et al., abstract, 8-16 and col. 9, ll. 1-11 and col. 10, ll. 36-54).

8. Regarding claim 5, Miller et al. in view of Li discloses the integrated circuit including an electrical over stress shunt according to claim 1, further comprising:

a driver (Miller et al., Fig. 4, 179,180) between said voltage threshold detector (Miller et al, Fig. 4, 182,183 and col. 9, ll. 22-24) and said switchable low resistance path (Miller et al., Fig. 4, 195).

9. Regarding claim 6, Miller et al. in view of Li discloses the integrated circuit including an electrical over stress shunt according to claim 5, wherein: said driver comprises a series connection of a plurality of inverters (Miller et al, Fig. 4, 179,180 and col. 6, ll. 51-54).

10. Regarding claims 7 and 14, Miller et al. in view of Li discloses the integrated circuit including an electrical over stress shunt according to claims 1 and 9, wherein said switchable low resistance path comprises:

a MOSFET transistor (Miller et al., Fig. 7, 345).

11. Regarding claim 10, Miller et al. in view of Li discloses the integrated circuit including an electrical over stress shunt according to claim 9, wherein: said integrated circuit is based on 3.3v technology (Miller et al., col. 11, 13-15).

12. Regarding claims 11,16 and 20, Miller et al. in view of Li discloses the integrated circuit including an electrical over stress shunt according to claims 9 and 15 and 19, wherein:

said predetermined threshold (Miller et al., col. 9, ll. 43-52) is at least 5.5 volts (Miller et al., col. 11, 13-15).

13. Regarding claims 31-35, Miller et al. in view of Li and in view of Whitney discloses the integrated circuit including an electrical over stress shunt according to claims 1,9,15,19 and 23, wherein:

one of said powered device and said unpowered device is a connector (Li, Fig. 2, 90 and col. 2, ll. 50-67).

14. Claims 8 and 25-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miller et al. (US 5,946,177) in view of Li (US 6,639,771) as applied to claims 1 and 23 above, and further in view of Whitney et al. (US 2002/0024791).

15. Regarding claims 8 and 25, Miller et al. in view of Li discloses the integrated circuit including an electrical over stress shunt according to claims 1 and 23, wherein: said integrated circuit includes a interfaces for telecom and datacom applications (Li, col. 1, ll. 18-20 and col. 2, ll. 12-16).

Miller et al. and Li do not explicitly disclose a Firewire IEEE 1394 interface. Whitney et al. discloses an electrostatic shunt circuit (abstract and para. [0002]) to protect an integrated circuit including a Firewire IEEE 1394 interface (Figs. 13A,B and page 6, para. [0093], ll. 1-4).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the integrated circuit of Miller et al. and Li with the Firewire interface of Whitney et al. to protect input/output signals and to improve

Art Unit: 2836

accessibility of the connections to the transmission lines and other lines of data transfer interfaces.

16. Regarding claims 26-30, Miller et al. in view of Li and in view of Whitney discloses the integrated circuit including an electrical over stress shunt according to claims 1,9,15,19 and 23, wherein:

one of said powered device and said unpowered device is a cable (Whitney et al. page 2, para, [0030 and 0045 and 0092 and 0093].

### ***Response to Arguments***

17. Applicant's arguments with respect to claims 1-35 have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Terrence R. Willoughby whose telephone number is 571-272-2725. The examiner can normally be reached on 8-5pm.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus can be reached on 571-272-2800 ext 36. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.



Art Unit: 2836

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

TRW  
12/24/06



BRIAN SIRCUS  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800